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APPLE I/O CARD DOCUMENTATION
1. Specifications of Card
8 digital outputs, TTL level, sink 40mA, source lamA
8 digital inputs, TTl level, maximum 20~A
1 Analog output 0-10V, 5mA maximum output current
1 Analog input 0-10V, 3KQ minimum input impedance
Variations
1. digital outputs can be used as digital inputs
2. Analog output variable between ±10V by changing reference voltage
and reference resistor.
3. Analog input can be changed to -5, -0, -+5V by removing link Z.
2. Bibliography
1. Terrapin Turtle Instruction and Assembly Manual.
2. Controlling a Turtle with an Apple (1980), Phillip McKerrow.
3. Motorol1a M6800 Microco~)uter System Design Data.
4. Analog Devices Data Acquisition Products Catalogue.
3. Installation
The card can be inserted into any of the I/O slots on the Apple mother
board. The attached programs are written for slot 2. The components
go toward the right side and I/O connectors toward the front. Plug I/O
cable into card before installing into the Apple.
N.B. Power should be off when card is inserted or removed.
4. Address i ng

































5. PIA Initialization and Di gi'ta1 I/O
a. ~_side Digital Out
10 Poke A + 1, 13 Select Data Direction Register
20 Poke A, 225 Select lines as outputs
30 Poke A+1, 52 Select Data Reg and Enable Buffer
40 Poke A, Data Output Data
- 3 -
b. A side Digital In
10 Poke A + 1, 0 Select Data Direction Register
20 Poke A, 0 Select lines as Inputs
30 Poke A + 1, 60 Select Data Reg and Disable Buffer
40 DATA = PEEK(A) Read Data
c. B side Digital In
10 Poke A + 3, 0 Select Data Direction Register
20 Poke A + 2, 0 Select lines as inputs
30 Poke A + 3, 60 Select Data Reg &Enable Buffer
40 DATA = PEEK(A + 2) Read Data
6. Analog I/O
a. Initialize PIA, A side as required for Digital Signals, B side as
Digital in.
b. Analog ~n-
10 Poke A + 3, 52
20 X ~. PEEK(A + 3)
30 IF X < 128 then 20
40 Input = PEEK(A + 2)






N.B. 1. Between the start and finish of conversion (CB2 Low) the Analog
Input has control of the B Side Data Lines and the B Side Digital
Input Buffer is disabled.
2. CB2 going low starts the conversion.
CB2 high tristates the ADC outputs
3. CBl going low indicate conversion complete.
4. CB2 is controlled by Control Register B bits 5, 4, 3
110 = low 111 high
5. The status of CBI can be read from Control Register B bit 7.
It will be set (high) when CBI input signal goes low if
Control Register B bits 1 and 0 are set to zero. It can also




10 Poke A + 8, Data Write data to address
7. Turtle Cable - from I/O Card to Molex Connector
Connector A (f) Molex Plug
Pin Data Signal Pin Colour
1 RMF PA0 11 Black
2 RMB PAl 10 Brown
3 LMF PA2 4 Red
4 LMB PA3 7 Orange
5 Light PA4 1 Yellow
6 Pen PAS 6 Green
7 Horn PA6 14 Blue
7 Tone PA7 2 Violet
Connector B (n) Molex Plug
Pin Data Signal Pin Colour
1 LT PB0 3 Black
2 RT PB1 12 Brown
3 FT PB2 13 Red
4 BT PB3 9 Orange
+12V (from 12V supply 5 grey/black
9 OV (from 12V supply &I/O card) 8 white and grey
grey wire from I/O card not connected
LIST
10 PRINT "APPLE I/O TEST"




70 REM C=ERROR COUNT,I=TEST COUNT
80 REM W=WRITE ADDRESS,R=READ ADDRESS
90 REM X=DATA OUT,Y=DATA IN,T=TEMP
91 PRINT
92 PRINT "TEST ERROR DATA"
96 PRINT .. OUT IN"
100 FOR 1=1 TO 100
105 GOSUB 300
110 FOR X=l TO 255
120 POKE W,X
130 Y= PEEK (R)







300 REM INITIALISE PIA
310 POKE W+l,O
320 POKE W,255
330 POKE W+1t 52






10 PRINT "APPLE ANALOG I/O TEST"
20 PRINT" P.J.MCKERROW •••• 7.3.80"
80 REM INITIALISE PIA
90 PRINT "FOR 10 SLOT 2"









160 PRINT" ANALOG DATA"





270 IF 0=256 THEN 0=255






350 IF 01(255 THEN 310
400 END
1000 REM WAIT LOOP
1010 T=O
1020 T=T+l
1030 IF T(500 THEN 1020
1040 RETURN
2000 REM I/O ROUTINE
2010 POKE A+S,O
2020 POKE A+3,52
2030 X= PEEK (A+3)
2040 IF X<128 THEN 2030






10 PRINT " TURTLE TEST"
20 PRINT










250 POKE R+1t 60
290 PRINT
300 PRINT " OUTPUT TEST"
310 PRINT
320 PRINT "TEST ORDER"
330 PRINT "RIGHT MOTOR FORWARD"
340 PRINT "RIGHT MOTOR REVERSE"
350 PRINT "LEFT MOTOR FORWARD"
360 PRINT "LEFT MOTOR REVERSE"
365 PRINT "LIGHTS"
370 PRINT "PEN DOWN"
380 PRINT "LOW TONE"






430 IF A=128 THEN A=192
440 IF A(255 THEN 400
450 POKE W,O
500 PRINT
510 PRINT " INPUT TEST"
520 PRINT "OPERATE MICRO SWITCHES BY TOUCHING THE DOME"
525 FOR I=l TO 8
530 A= PEEK (R)
540 IF A=247 THEN PRINT "BACK TOUCH"
550 IF A=251 THEN PRINT "FRONT TOUCH"
560 IF A=2~j3 THEN PRINT "RIGHT TOUCH"
570 IF A=254 THEN PRINT "LEFT TOUCH"
580 IF A=255 THEN PRINT "NO TOUCH"




1000 REM WAIT LOOP
1010 c=o
1020 C=C+l
1030 IF C(300 THEN 1020
1040 RETURN
PROGRAM EXAM;
<*USED TO LOOK AT AND MODIFY MEMORY LOCATIONS*)











WRITELN (OUTPUT, 'ENTER REQUEST PEEK,POKE,GUIT');
READ (INPUT,REGUEST1,REGUEST2);




IF REQUEST2 = 'E' THEN
BEGIN
WRITELN (OUTPUT, 'ENTER ADDRESS - DECIMAL');
READLN (INPUT,ADDR);
DATA := PEEK(ADDR);
WRITELN (OUTPUT,'CONTENTS IS ',DATA);
END
ELSE IF REQUEST2= '0' THEN
BEGIN




IF DAT1(>DATA THEN WRITELN('ERROR ',DATA,' ',OAT!);
END;
END




;ASSEMBLER ~OUTINES TO CONTROL TURTLE












; PULL LS B'yTE
;PULL MS BYTE
MACRO PUSH ADDRESS












·, FUNCTION PEEK (ADDRESS: INTEGER): INTEGER;
;RETURNS CONTENTS OF SPECIFIED ADDRESS
;8 BITS Of DATA RETURNED IN LS BYTE



























;PROCEDURE TO WRITE TO ADDRESS
.PROC POKE,2
ADOR .EQU (I
POP RETURN ;SAVE RETURN ADDRESS
POP ADDR ;MEMORY LOCATION
LDX £,0
PLA ;GET OUTPUT
STA @ADDR,X ; POKE
PLA ; CLEAN UP STACK
PUSH RETURN
RTS ;GO BACK





TABLE 2 -.- CONTROL WORD FORMAT
CONTROL REGISTERS (eRA and CRB)
The two Control Registers (CRA and CF:B) allow the
MPU ,0 control the operation of t'le four peripheral
control lines CAl, CA2, CBl ,md CB2. In :Jddition they
allow the I'v1PU to enable the interrupt lines and monitor
the st,itus of the interrupt flags. Bits 0 through 5 of the
two reyisters may be written or read by the MPU when
the pi opel' chip seiecl and register select signals are
apiJ1iec! Bits G and 1 of the two registers are read only
and are modified by external interrupts occurring on
control lines CAl, CA2, CBl or CB2. The format of the
control words is shown in Table 2.
Data Direction Access Control Bit (CRA-2 and CR B-2)-
Bit 2 in each Control register (CRA and CR B) allows
selection of either a Peripheral Interface Register or the
Data Direction Register when the proper register select
signals are applied to RSO and RS1.
Interrupt Flags (CRA-G, eRA-7, C:1B-G, and CRB-'l) -
The four interrupt flag bits are set by active transitions of
siCJnals on the four Interrupt and Peripheral Control lines
when those lines are programmed to be inputs. These bits
cannot be set directly from the MPU Data Bus and are
reset indirectly by a Read Peripheral Data Operation on
the appropriate section.
There are six locations within the PIA accessible to the
V1PU data bus: two Peri pheral Registers, two Data
Direction Registers, and two Control Hegisters. Selection
of these locations is controlled by the RSO and RSl inputs
together with bit 2 in the Control Register, as shown
in Table 1.




RSl RSO CFlA2 CRB-2 Location Selected
0 0 1 X Pe"flheral Register A
f---- _. --
0 0 0 X Data Direction R~i5ter A
..- --
0 1 X X Control Register A
-
1 0 X 1 Peripheral Registcr B
..
1 0 X 0 Datil Direction Registcr B
1 1 X X Control Register B
x ~~ Don't Care
INITIALIZATION
A low reset line has the effect of zeroing all PIA regis-
ters. This will set PAO-PA7, PBO-PB7, CA2 and CB2 as
inputs, and all interrupts disabled. The PIA must be can·
figured during the restart program which follows the I eset.
Details of possible configurations of the Data Direr;tion
and Control Register are as follows.
DATA DIRECTION REGISTERS (DORA and DDRB)
The two Data Direction Registers allow the MPU to
control the direction of data through each corresponding
peripheral data line. A Data Direction Register bit S1t at
"0" configures the corresponding peripheral data line as
an input; a "1" results in an output,
CHA
CRB




I7 6 5 4 3 2 1 0
IRCBl IROB2 CB2 Control DORB Cst Control
Ascess
TABLE 3 -. CONTROL OF INTERRUPT INPUTS CA 1 AND CBlT---------- IMPU InterrupteRA-l CRA-O Interrupt Input Interrupt Flag Request I
(CRB-l) (CRB-O) CAl (CB1) CRA·7 (CRB-?) IRQA (IROB) I
c-------- ---_._-1---
Disabled - f11n re--,0 a : Active Sel high on of CAl
(CB1) mains high
-
0 1 ; Active Set high on ~ of CAl Goes low when the
(e81) interrupt flag bit eRA 7
(CRB-?) goes high
1 0 1 Active Set high on , of CAl Disabled - I11Ci re~-
(CB1) mains high-- ._-- -
1 1 T Active Set high on r of CA1 Goes low when the




NO!P5: T indicates positive transition (low to high)
2. i In(j,Cilles neqdllve transition (hign to IrJw)
3 The Interrupt 1139 bit CRA-? IS clf;ared by an MPU RCud of the .A. Datil Reqlster.
amJ CRB-? IS cleared by an MPLJ nead of til" E3 Data f'lp'Jlster
4 If Cf~A-O (CRB-O) is low wh£Jn an interrupt ocrurs (Interrupt disabled) and is /Clter [Jrought
I1i911. !tlOA ((ncjsl occurs afwr CRA-O (CHH Oi,s written to;r "OrH'"
MOTOROLA Senricondllcfor PrO{'LJ~;ts {nco _
MC6820
Control of CA 1 and CBl Interrupt In lUt Lines (CRAG,
CRB-O, CRA-l, and CRB-ll - The lWG lowest order bits
of the control registers are used to cOlltrol the interrupt
input rines CAl and CBl. Sirs CRA-O and CRB-O are
used to enable the MPU Interrupt siunals /RQA and IROB,
respectively. Bits Cf~A-l and CRB·l determine the active
transition of the interrupt input signals CAl and CBl
(Tavie 3).
TABLE 4 - CONTROL OF CA2 AND CB2 AS INTERRUPT INPUTS
CRAs (CRBS) )slow




r indicates: losltlve transition (low to high)
i Jrldlr::lles "cgati'/e transition (high to low)
The Interrur flag bit CRA-6 is cleared by an MPU Read of the A Data Reg,ster and CRB-6Is
cleared by ,11 MPU Read of the B Data Register.
If CRA-3 (eRG-3) is low when an interrupt occurs (Interrupt disabled) and is laler brought













TABL E S . CorHRO L OF CB2 AS AN OUTPUT
CRB-S is high----r ..--- -, ------- -------------~- -~Ji CB2
CRB-S CRB-4 CRB-3 ,I Cleared Set
1 6~1----6- - Lc)w--cintilepas iiiVc--trans ItionoflHIghwilenthe "interrupt flag bit
'h," ',rst E pulS() follOWing an ! CAB-7 IS sel by an aclive transl-
1f
' MPU Write B' Data Heglstel tlon of the CB1 Signal
upelc,tlon ~
'--1-- --0---'- -- - ..L(;~~;~;-th~·~-~~;-;;~~'t~.:-;;·~~;I~~ I High --;';-~;;;;-;~~~Ive edge~~
I
the first l ["Julse alter nn Mf'U the first "E" pulse follOWing an
I Write "B" Data I'egl:,(er opera I "E" pulse which occurred while
-----t- ~----_-__ +._t!..'?~:. +:t'.:.?~~~,'::. de ~:!.:cted . _
! 1 I 1 : 0 i Low ,~Ilen CRB-3 goes low as a I Always low as long as CRB-3is
I I : : resuJ~ of Cin MPU Write !n Control i lew Wril go high on an MPU Write
~
i I 11 fieglster '8' I In Conllol Fleglster "8" that
1
' .J changes CRB-3 to "one' .
-1-- ---1--I----"1---T
1
--A~~;~..;;~.. i~;;~~S long ~~C-R'B_3i~;- High ,~~-CRB-3 goes-high .a';;;-
111qh Will be cleared when an result ot an MPU Write Into
L I
rv1PU Wnte Control F~egister "8" Control Register "B".
, results In clearing CRG-3 10L--.1____ _L·le~. ._. .__ __. _





Control of CA2 and CB2 Peripheral Control Lines
(CRA-3, CRA·4, CRA·5, CRB-3, CRB·4, and CRB-5l -
Bits 3, 4, and 5 of the twa control registers are used to
control the CA2 and C82 Peripheral Control lines. These
bits determine if the control lines will be an interrupt
input or an output control signal. If bit CRA-5 (CRB-5)
is low, CA2 (CB2l is an interrupt input line similar to
CAl (CB1) (Table 4J. When CRA·5 (CRB-5) is high, CA2
(C82l becomes an output signal that may be used to
control peripheral data transfers. When in the output
mode, CA2 and CB2 have slightly different characteristics
(Tables 5 anrl 6).
TABLE 6 - CONTROL OF CA-2 AS AN OUTPUT
CRA-5 is high
Hi!lh when CRA·3 goes high as
a result of an MPU Write to
Control Register "A".
Set----
High when the interrupt flag bit
CRA-7 is set by an active transi·
tion of the CA 1 signal.
High on the negative edge 01
the first "E" pulse which occurs
during a deselect.
--------i
Always low as long as CRA·3 is
low. Will go high on an MPU
Write to Control Register "A"
that changes eRA·3 to "one".
CA2
high as long as CRA-3
. Will be cleared on un
Nrite to Control Register
that clears CRA-3 <0
_________, __.J.- --'
Cleared
n negative transition of E
an M PU Read "A" Data
ion.
on nugative transition (\f E
an MPU Read "A" Data
ion_
ihCl1 eRA·:.) goes low as a








1 0 1 Low
after
operai
1 1 0 Low ~
result
Contn




PIN ASSIGNMENT PACKAGE DIMENSIONS
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\ 'V'\} MOTOROLA Se,,,iconcluctor Products Inc. . _




1. LEADS, TRUE POSITIONED WITHIN
0.25 mm (0.010) DIA (AT SEATING
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